Speed and Portability issues for Random Number Generation on Graphical Processing Units with CUDA and other Processing Accelerators

K.A. Hawick A. Leist D.P. Playne M.J. Johnson

Computer Science, Institute of Information and Mathematical Sciences, Massey University – Albany, North Shore 102-904, Auckland, New Zealand. Tel: +64 9 414 0800 Fax: +64 9 441 8181 Email: {k.a.hawick, a.leist, d.p.playne, m.j.johnson}@massey.ac.nz

Abstract

Generating quality random numbers is a performance-critical application for many scientific simulations. Modern processing acceleration techniques such as: graphical co-processing units (GPUs), multi-core conventional CPUs; special purpose multi-core CPUs; and parallel computing approaches such as multi-threading on shared memory or message passing on clusters, all offer ways to speed up random number generation (RNG). Providing fast generators that are also portable across hardware and software platforms is non-trivial however, particularly since many of the powerful devices available at present do not yet support full 64-bit operations upon which many good RNG algorithms rely. We report performance data for a range of common RNG algorithms on devices including: GPUs; CellBE; multicore CPUs; and hybrids, and discuss algorithmic and implementation issues.

Keywords: Monte-Carlo simulation; random number generation; seed management; configuration management; portability.

1 Introduction

Quality Monte-Carlo simulation studies rely heavily on reliable and high-performance random number generators. Many application codes are still handcrafted for specific scientific problems, especially in areas like computational physics. These are often necessary for studying problems that require many machine cycles to attain the required statistical accuracy. These sorts of problem are embodied by simulation problems like that of the Ising model (Hawick et al. 2009) of a magnet (as shown in figure 1) that is used to study critical phenomena and where a bias or correlation pattern in the random numbers employed leads to the wrong answer.

For such applications it is often important that the code be portable to support taking advantage of any and all computer cycles that are available on a wide variety of hardware and operating system platforms. There are a number of practical issues, not widely discussed in the literature, that are concerned with fast, reliable and portable random number generator algorithm implementations. This paper presents some of these issues, particularly with regard to different processing acceleration devices.

Copyright ©2011, Australian Computer Society, Inc. This paper appeared at the 9th Australasian Symposium on Parallel and Distributed Computing (AusPDC 2011), Perth, Australia. Conferences in Research and Practice in Information Technology (CRPIT), Vol. 118, J. Chen and R. Ranjan, Ed. Reproduction for academic, not-for profit purposes permitted provided this text is included.
that are significantly slower than those very-fast but lower-quality algorithms such as linear congruential generators. In between these extremes it is possible to improve low-quality generator algorithms by adding lag tables and shuffles tables to further randomise or decorrelate the sequences of random deviates and indeed to combine several independent algorithms. Random number generators are usually formulated in terms of mathematical recurrence relations(Johnsonbaugh 2001) whereby repeated application of a transformation to a number to another in an apparently random or decorrelated sequence - at least to the extend that any patterns discernible in the resulting sequence are on a scale that is irrelevant to the application using them.

There are some philosophically deep questions concerning what it really means for a sequence of deviates to be truly random. For most scientific purposes it is sufficient to say that they need to be sufficiently uncorrelated that when used for a Monte Carlo simulation or other application the deviate quality does not lead to an observable bias(Knuth 1997). Or put more simply – that the random number generator does not lead the applications programmer to the wrong answer. Various statistical tests, both at a micro level and at a supercomputational level(Coddington & Newall 2004, Newell 2003). This brings its own special problems concerned with ensuring independent processors have independent decorrelated streams of deviates, and it can make complete deterministic reproducibility impossible to guarantee without some sort of parallel synchronisation to avoid timing drifts between parts of a parallel computation. Some generator algorithms are more amenable to parallelisation than others depending upon the memory structure of the lag-table or whether the algorithm supports long sequence jumps that would allow separate processors to be initialised far apart in a shared (long) sequence.

In summary then, the field of computer generated random number algorithms is one of “horses for courses” – there is no single best algorithm that will satisfy all requirements. It is therefore of worth to review some algorithms in common use and their implementation on parallel computational systems and devices.

1.3 Paper Outline

In our present paper we give algorithmic details for implementing several different generator algorithms on different devices with various parallel programming models. In section 3 we illustrate some key algorithm implementations in CUDA and in other parallel frameworks including conventional multi core CPUs with both POSIX and Intel threading; single GPUs using a data-parallel strategy; multiple GPUs in a cluster; and CellBE processors. We also discuss how the algorithms were timed on the various platforms. In Sections 4.1 and 4.2 we present some detailed timings for various generators and discuss the implications in Section 5. Finally in Section 6 we offer some conclusions on good algorithmic choices for computational science applications and directions for future development of random number generators, given the current trends in parallel compute devices.

2 Accelerators Architectures

Rather than producing faster machines by simply making the Central Processing Unit faster and more powerful, architectures are being developed with more some programming languages (such as Java) that may not offer access to low level data field features such as unsigned integers (Coddington et al. 1999).

In many scientific programs that use random numbers, repeatability is important at least at the testing phase of a program. Deterministic testing using a completely repeatable and reproducible sequence of deviates is desirable for debugging a simulation program. Quantum physical devices are now available(ID Quantique White Paper 2010) that can inject a highly random (but irreproducible) stream of deviates into a calculation with some excellent non-correlation behaviour. However this is not always desirable for reproducibility purposes, and at the time of writing there is still a significant overhead in obtaining deviates from such devices as they are typically implemented as I/O or bus-based devices and are not yet integrated onto processing chips.

This gives rise to another important criteria for random number generators - ideally they should be well engineered in terms of having plug-compatible software programming interfaces. This means that a code can be tested and implemented using any number of different generator algorithms with little code change required. A further complication is that for many modern programs the random number generator must be part of a parallel computation(Coddington & Newall 2004, Newell 2003).
specialised accelerators that can perform some specific computation much faster. We describe the architecture for two accelerators, Graphical Processing Units and Cell Broadband Engines.

Graphical Processing Units (GPUs) are proving to be very powerful processing accelerators for many scientific simulations and calculations and therefore in this paper we implement and test random number generators on GPUs using data-parallel techniques. We employ NVIDIA’s compute unified device architecture (CUDA) programming language. CUDA supports very efficient code that fits the hardware, although the ideas and principles extend to the Open Compute language (OpenCL) specification (Khronos Group 2008) which is more widely supported by different vendors and devices. Some work has been done already on some generators for CUDA and GPUs (Langdon 2009, Giles 2009) and for other multicore parallel processors such as the STI Cell Broadband Engine (CellBE) (Bader et al. 2008) but with less emphasis on the topical issues of portability, performance tradeoffs and lack of 64-bit support.

2.1 Graphical Processing Units

Graphical Processing Units or GPUs have emerged in recent years as a very popular accelerator. This can be attributed to their reasonable prices, high computational throughput, common availability and relative ease of programming. Driven by the demands of modern 3D game graphics, both NVIDIA and ATI have developed highly parallel architectures to provide the processing required to supply these graphics in real-time. This architecture can be seen in Figure 2.

GPUs contain many scalar processors (SPs) organised into multiprocessors (MPs). In the modern Fermi-based GeForce 400 series cards, each MP contains 32 SPs whereas in previous generations each MP contained only 8 SPs. GPU hardware can manage many thousands of threads as well as schedule and execute them on these multiprocessors. The multiprocessors can execute instructions independently from each other but the scalar processors within must execute the same instruction at the same time, this model is known as single instruction multiple thread (SIMT).

The main performance consideration for this architecture is how memory is accessed. All multiprocessors can access the main global memory (DRAM) of the GPU, however they also have some fast on-chip memory that the SPs within that multiprocessor can access. This allows SPs to reduce access to global memory and share information. Correct use of these on-board memory types has generally had the most impact on performance and has often been the main challenge of programming GPUs.

However, the release of Fermi-based GPUs has loosened the restrictions of global memory access. These devices now have an automatic cache structure similar to that seen on most CPUs. This cache structure makes it easier to achieve high performance on such devices, while still giving the developer the option to fine-tune his code to explicitly use the fast on-chip cache where necessary.

It is often desirable to use multiple GPUs to achieve a higher computational throughput. Simply using multiple GPUs is relatively easy as each GPU connects to a host thread, however if they must communicate or share information it can become more of a programming challenge. GPUs cannot communicate directly and all information sent between them must go through the host CPU. This involves copying the information from the GPU to the host, exchanging it with the other host thread and then copying it to the other GPU.

2.2 Cell Broadband Engine

The Cell Broadband Engine (CellBE) has been less successful as an accelerator than the GPU but still represents an interesting target in terms of accelerator development. This architecture has one traditional processor (the PPE) with 8 less powerful cores (SPEs) that it can delegate tasks too. These cores are all connected to the main memory of the cell and exchange messages through the Element Interconnect Bus. This architecture is shown in Figure 3.

The major disadvantage encountered with the CellBE architecture was the programming API. CellBE applications require the programmer to manage the distribution of tasks and the exchange of data explicitly. Also to make full use of the CellBE processing power, the problem must be reworked to allow the SPEs to perform the computation in vector form. In many applications this can present a significant programming effort to rearrange the calculation to a vector form.

3 Random Number Generators

Random number generation is one of the most widely used facilities in computer simulations. A number of different algorithms are widely used (L’Ecuyer 2001, Marsaglia 1984), ranging from fast but low quality system supplied generators such as the rand() / random() generators available on Unix (BSD 1993) systems to slower but high quality 64-bit algorithms such as the Mersenne Twistor generator (Matsumoto & Nishimura 1998). Marsaglia’s lagged-Fibonacci generator (Marsaglia et al. 1987) is a 24-bit algorithm that produces good quality uniform deviates and which has been widely used in Monte

![Figure 2: GPU architecture](image)

![Figure 3: Cell Broadband Engine architecture](image)
3.1 CPU - Sequential Algorithm

The Marsaglia lagged-Fibonacci random number generator (RNG) has been described in full elsewhere (Marsaglia et al. 1987), but in summary the details are given in Algorithm 1, which we provide for completeness.

Algorithm 1 Marsaglia Uniform Random Number Generator, where an initialisation procedure sets the values as given below, and fills the lag table with deviates. The id and signal are not required for the sequential algorithm, but are used by the pThreads implementation described below.

function generate(id, seed)
  declare u[97]
  declare i ← 96
  declare j ← 32
  declare c ← 362436.0/16777216.0
  declare d ← 7654321.0/16777216.0
  declare m ← 16777213.0/16777216.0
  initialise(u, seed)
  for n ← 1 to N do
    uniform(i, j, c, d, m, u)
  end for
  signal complete(id)
end function

Algorithm 2 Marsaglia Uniform Random Number Generator, each call will generate a single random number.

function uniform(i, j, c, d, m, u)
  declare result ← u[i] − u[j]
  if result < 0 then
    result ← result + 1
  end if
  u[i] − result
  i ← i + 1
  if i < 0 then
    i ← 96
  end if
  if j < j + 1
  j ← j + 1
  if j < 0 then
    j ← 96
  end if
  if c < c − d
  c ← c + m
  end if
  result ← result − c
  if result < 0 then
    result ← result + 1
  end if
return result
end function

Where i, j index a lag table which is shown here of 97 deviates, but which can be any suitable prime, subject to available memory and where c, d, m are suitable values.

A number of optimisations for this sort of random number generation algorithm are possible on the various implementation platforms. One obvious one is to synchronise a separate thread that can produce an independent stream of random deviates that are consumed by the main application thread. Other algorithms, whose descriptions are beyond the space limitations of our present paper, generate whole vectors or arrays of deviates together using a SIMD approach which can be in applications that have similarly shaped work arrays or objects such as images or model data fields.

3.2 Multi-Core: POSIX Threads

The pThreads implementation of the lagged-Fibonacci generator launches multiple threads that each generate separate streams of random numbers. To do this each thread creates and initialises its own lag-table with a unique seed. The threads can then simply generate random numbers using this unique stream and the same uniform function as described in Algorithm 1.

Each thread that is created will generate N random numbers and then signal the main thread that it has completed its work. This code merely generates random numbers and does not make any use of them but it is assumed that any pThreads application that uses random numbers would make use of them within this thread loop.

3.3 Multi-Core: Threading Building Blocks

Like the pThreads implementation, the TBB implementation of the lagged-Fibonacci generator creates a number of independent RNG instances to generate streams of random numbers. However, the RNG instances are not associated with a particular hardware thread. Instead, they are each contained in a structure that can also store additional, application specific information related to the RNG instance. For example, it may also contain a pointer to an array that temporarily stores the generated deviates for later use, along with the array length. The structures are pushed into a vector after their RNG instances have been initialised. See Algorithm 3 for a description of this initialisation process.

Algorithm 3 Initialising the TBB implementation of Marsaglia’s random number generator. The parameters to the function are the seed s0 and the desired number of RNG tasks t.

function initialise-tbb(s0, t)
  declare V //vector
  declare r0 ← new RngStruct
  initialise(r0, s0)
  for i ← 1 to t do
  declare ri ← new RngStruct
  declare si ← uniform(r0) * INT_MAX //seed
  initialise(ri, si)
  append ri at the end of vector V
end for
return V
end function

The parallel random number generation using these RNGs is invoked by passing the begin and end iterators of the vector to TBB’s parallel_for_each function, together with a pointer to a function that takes the structure type as its only argument. TBB applies the given function to the results of dereferencing every iterator in the range [begin,end). This is the parallel variant of std::for_each.

The function called by parallel_for_each can then use the RNG instance passed to it to fill the array or array range specified in the same structure or to immediately use the random numbers in the application specific context. The process remains repeatable even though the thread that executes the function with a particular RNG structure instance as parameter can be different every time parallel_for_each is called.
TBB’s task scheduler decides how many hardware threads are used and how they are mapped to the given tasks. While a larger number of RNG instances allows the code to scale to more processor cores, it also increases the overhead introduced by switching tasks. If there are no other processes or threads consuming a significant amount of processing resources, then setting the number of RNG instances equal to the number of hardware threads gives the highest and most consistent performance in our tests. If, however, other threads are using some processing power, too, then splitting the problem into a larger number of smaller tasks gives the task scheduler more flexibility to best utilise the remaining resources.

3.4 GPU - CUDA

The CUDA implementation of the lagged-Fibonacci random number generator is based on generating a separate stream of random numbers with every CUDA thread. This approach, referred to as CUDA 1, is repeatable and fast as race conditions are avoided and no communication between threads is required. Algorithms 4 and 5 illustrate the implementation of Marsaglia’s algorithm in CUDA. A relatively small lag table should be used due to the memory requirements of this approach. The code example uses a table length of 97, which means 388-bytes for the table per thread. Other larger prime number sized tables can be used to improve the period at the expense of memory utilisation. The input seed value is used to initialise a random number generator (RNG) on the host, which is then used to generate the seeds for the CUDA threads. The CUDA implementations of the lag table initialisation and uniform random number generator functions are essentially the same as on the CPU, only that ternary expressions, which can be optimised by the compiler, are used to avoid branches and array indexing is adapted so that global memory accesses can be coalesced as long as the threads of a half-warp always request a new random number at the same time.

Algorithm 4 CUDA implementation of Marsaglia’s RNG that produces T independent streams of random numbers, where T is the number of threads. See Algorithm 5 for the CUDA kernel.

```c
//thread count
declare T = 30720

//lag table length
declare L = 97

//the lag table
function RNG1(s)

//initial parameters
Input parameters: s is the initialisation seed.
define S[T] //array of seeds
initialise host RNG with s
S ← generate T random deviates on the host
define Sd[T] in device memory
copy Sd ← S
define Ud[T]L in device mem. //the lag table
define Cd[T] in device mem. //array of c values
define Id[T], Jd[T] in device mem. //indices

dobegin in parallel on the device using T threads:
call KERNEL(Sd, Ud, Cd, Id, Jd)
end
```

A different approach has to be taken if a single sequence of random numbers is required. This approach, referred to as CUDA 2, only makes sense if most of the CUDA threads require the same number of random deviates and if giving the control back to the host before the next random number is needed does not come at a high cost or has to be done by the algorithm which consumes the random numbers anyway. The latter is necessary because this is the only way to synchronise across all CUDA threads. Algorithms 6 and 7 show how Marsaglia’s algorithm can be adapted to generate random numbers in parallel using a single, large lag table. This approach is based on the fact that the window between the table indices i and j is shifted by one every time a new random deviate is generated and that they start with an offset of \( \frac{3}{4} \) of the table size. This means that \( \frac{1}{2}L+1 \) random numbers can be generated before index j reaches the starting index of i. It takes 3 iterations with either \( \frac{1}{2}L \) or \( \frac{1}{2}L+1 \) threads each to generate L random numbers, as the table length is a prime and therefore odd. The only value that changes every time a random number is generated is c, but this is not a problem as all future values can be calculated as shown in the code fragments. However, the values for c calculated in this way and the resulting random numbers are slightly different to those generated in the usual fashion due to floating point rounding errors. This means that in order to get the same results when running a simulation with the same seed multiple times, it is necessary to use the same RNG implementation every time and not use this CUDA implementation once and the CPU implementation the next time.

Algorithm 5 Algorithm 4 continued. The device kernel is the piece of code that executes on the GPU. The initialisation and uniform random number generator functions are essentially the same as on the CPU.

```c
//the lag table
function KERNEL(S, U, C, I, J)

declare i ← thread ID queried from runtime
C[i] ← \[362436.0/16777216.0\]
I[i] ← L – 1
J[i] ← L/3

declare s ← S[i] //load the thread’s seed
initialise the thread’s RNG using s
generate random deviates when needed
```

```c
L = 92153 //lag table length
T = L/3 + 1 //thread count
D = 7654321.0/16777216.0
M = 16777213.0/16777216.0

Input parameters: s is the initialisation seed.
define U[L] //the lag table
U ← initialise with s
define Ud[L] in device mem. //the lag table
copy Ud ← U
define c ← 362436.0/16777216.0
while more random numbers required do

define L = \[362436.0/16777216.0\]
define T = L/3 + 1 //update t table elements
define l ← L/3 //round(L/3)
define o ← o + l
```

```c
end
```

The host code initialises the lag table before it is copied to the device. It then calls the CUDA kernel.
Algorithm 7  Algorithm 6 continued. The device kernel is the piece of code that executes on the GPU.

\textbf{function} \texttt{KERNEL}(t, o, U, c)
\texttt{declare} \texttt{t} ← thread ID queried from runtime
\texttt{if} \texttt{t} \leq \texttt{t}
\texttt{declare} \texttt{i} ← \texttt{L} − 1 − \texttt{t} − \texttt{o} //index \texttt{i} into lag table
\texttt{declare} \texttt{j} ← \texttt{L}/3 − \texttt{t} − \texttt{o} //index \texttt{j} into lag table
\texttt{if} \texttt{j} \leq 0
\texttt{end if}
\texttt{j} ← \texttt{j} + \texttt{L}
\texttt{end if}
\texttt{c} ← \texttt{c} − (\texttt{t} + \texttt{o} + 1) \texttt{D} //calculate \texttt{c} for thread \texttt{t}
\texttt{if} \texttt{c} < 0.0
\texttt{c} ← \texttt{c} + \texttt{ceil}(\texttt{fabs}(\texttt{c})/\texttt{M}) \texttt{M} //until 0 \leq \texttt{c} < 1
\texttt{end if}
\texttt{declare} \texttt{r} ← \texttt{U}[\texttt{i}] − \texttt{U}[\texttt{j}] //new random deviate
\texttt{if} \texttt{r} < 0.0
\texttt{r} ← \texttt{r} + 1.0
\texttt{end if}
\texttt{U}[\texttt{i}] ← \texttt{r}
\texttt{r} ← \texttt{r} − \texttt{c}
\texttt{if} \texttt{r} < 0.0
\texttt{r} ← \texttt{r} + 1.0
\texttt{end if}
\texttt{do something with r}
\texttt{end if}

3 times with different offsets into the lag table, generating \texttt{L}/3 or \texttt{L}/3+1 deviates in each call for a total of \texttt{L} new random numbers. With a lag table of length 92153 and a thread block size of 64, 30720 CUDA threads are executed in each call, \texttt{2 − 3} of which are unused.

Both CUDA implementations are mainly useful when the random numbers are consumed by other device functions, in which case they never have to be copied back to the host and often do not even have to be stored in global memory, but only exist in the local registers of the streaming multiprocessors. Lag table operations usually require global memory transactions, but if the conditions mentioned before are adhered, then all of these can be coalesced into 1 (approach 1) or \texttt{2 − 3} (approach 2) transactions per half-warp.

3.5 Multi-GPU - CUDA & POSIX Threads
The multi-GPU version of our approach to implementing Marsaglia’s RNG in CUDA is basically the same as its single-GPU counterpart. One pThreads is created for every CUDA capable device in the system. These threads are used to control the CUDA kernel preparation and execution on the device associated to them. Instead of having to compute \texttt{T} random deviates as seeds for the thread RNGs, the host now has to generate \texttt{T} \times \texttt{N} seeds, where \texttt{T} is the number of threads per device and \texttt{N} is the number of devices. The multi-GPU implementation of Algorithm CUDA 2 does not distribute the lag-table across devices, but rather uses one lag-table per GPU.

3.6 Cell Processor - PS3
Implementing the lagged-Fibonacci generator on the Cell processor requires a certain deal of consideration. There are six separate SPEs each of which can process a vector for four elements synchronously. Vectors types are used to make full use of the SPEs processing capabilities. Thus for each iteration, each SPE will generate four random numbers (one for each element in the vector).
To ensure that unique random numbers are generated, each element in the vector of each SPE must have a unique lag table. Six SPEs with four elements per vector results in twenty-four lag tables. These lag tables are implemented as a single lag table of type vector float but each element of the vectors is initialised differently. Care should be taken when initialising these lag tables to make certain that the lag tables do not have correlated values and produce skewed results.

The lagged-Fibonacci generator algorithm has two conditional statements that affect variables of vector type. These conditional statements both take the form of \texttt{if(result < 0.0) result = result + 1.0}; (See Algorithm 1). As each element in the vector will have a different value depending on its unique lag table, different elements in the vector may need to take different branches.

Algorithm 8 Pseudo-code for Marsaglia Lagged-Fibonacci algorithm implemented on the CellBE using vectors.

\textbf{declare} \texttt{vector float} \texttt{u[97]}
\texttt{initialise(u)}
\texttt{declare} \texttt{i} ← 96
\texttt{declare} \texttt{j} ← 32
\texttt{declare} \texttt{c} ← 362436.0/16777215.0
\texttt{declare} \texttt{d} ← 7654321.0/16777215.0
\texttt{declare} \texttt{m} ← 16777213.0/16777215.0
\texttt{function} \texttt{uniform()}
\texttt{declare} \texttt{vector float} \texttt{zero} ← \texttt{spu_splats(0.0)}
\texttt{declare} \texttt{vector float} \texttt{one} ← \texttt{spu_splats(1.0)}
\texttt{declare} \texttt{vector float} \texttt{result} ← \texttt{u[i] - u[j]}
\texttt{declare} \texttt{vector float} \texttt{plus1} ← \texttt{result} + \texttt{one}
\texttt{declare} \texttt{vector unsigned} \texttt{sel_mask} ← \texttt{result} \geq \texttt{zero}
\texttt{result} ← \texttt{select(result, plus1, sel_mask)}
\texttt{u[i]} ← \texttt{result}
\texttt{i} ← \texttt{i} − 1
\texttt{if} \texttt{i} = 0
\texttt{i} ← 96
\texttt{end if}
\texttt{j} ← \texttt{j} − 1
\texttt{if} \texttt{j} = 0
\texttt{j} ← 96
\texttt{end if}
\texttt{c} ← \texttt{c} − \texttt{d}
\texttt{if} \texttt{c} < 0
\texttt{c} ← \texttt{c} + \texttt{m}
\texttt{end if}
\texttt{result} ← \texttt{result} − \texttt{spu_splats(c)}
\texttt{plus1} ← \texttt{result} + \texttt{one}
\texttt{sel_mask} ← \texttt{result} \geq \texttt{zero}
\texttt{result} ← \texttt{select(result, plus1, sel_mask)}
\texttt{return result}
\texttt{end function}

There are two ways of overcoming this issue. The first method is to extract the elements from the vector and process them individually. This method is not ideal as it does not use the vector processing ability of the cell, instead the \texttt{spu_sel} and \texttt{spu_cmpgt} instructions can be used.

The \texttt{spu_cmpgt} instruction will compare two vectors (greater than condition) and return another vector with the bits set to 1 if the condition is true and 0 if the condition is false. The comparison is performed in an element-wise manner so the bits can be different for each element. The \texttt{spu_sel} can then select values from two different values depending on the bits in a mask vector (obtained from the \texttt{spu_cmpgt} instruction).

Using these two instructions the conditional statement \texttt{if(result < 0.0) result = result + 1.0;} can be processed as vectors with different branches for each element. The pseudo-code for this process can be seen in Algorithm 8.
4 Performance Results

We give some detailed performance results for the Lagged-Fibonacci generator running on multiple platforms (Section 4.1) as well as a study of different generator algorithms on GPU platforms (Section 4.2).

4.1 Multi-Platform Lagged-Fibonacci Performance

The implementations of the lagged-Fibonacci generators on different architectures have been tested by generating 24 billion random numbers and measuring the time taken. Note that we do not store these deviates in memory as applications will typically consume them as they are generated. In the performance measures (See Table 1) the random numbers have not been used for any purpose as the only intention was to measure the generation time. This is obviously not useful in itself but it is assumed that any application generating random numbers such as these will make use of them on the same device as they were generated. Otherwise the random values can simply be written to memory and extracted from the device for use elsewhere.

The implementations of these RNG algorithms are straight forward and basically the same as the sequential CPU implementations. Each CUDA thread uses its own RNG and basically the same as the sequential CPU implementations of these RNG algorithms are straight forward and basically the same as the sequential CPU implementations. Each CUDA thread uses its own RNG instance and thus generates an independent stream of random numbers just like algorithm CUDA 1.

The second performance comparison puts our implementation of Marsaglia's RNG (CUDA 1) up against the algorithms Ran, Ranq1, Ranq2, Ranhash and Ranlim32 as described in Numerical Recipes 3rd edition (Press et al. 2007). The CUDA implementations of these RNG algorithms are straight forward and against the algorithms Ran, Ranq1, Ranq2, Ranhash and Ranlim32 as described in Numerical Recipes 3rd edition (Press et al. 2007). The CUDA implementations of these RNG algorithms are straight forward and basically the same as the sequential CPU implementations. Each CUDA thread uses its own RNG instance and thus generates an independent stream of random numbers just like algorithm CUDA 1.

Two scenarios are used to compare the performance of these algorithms: (a) Generate 30.72 billion uniform deviates using 30720 threads and measure the execution time (lower is better); (b) Run an Ising simulation implemented in CUDA (Hawick et al. 2009) with 4096² cells for 16384 simulation steps and measure the hits per second (higher is better). The Ranhash algorithm is not well suited for the Ising simulation and has therefore not been used for those tests. Algorithm 9 describes how the different RNG implementations were tested for scenario (a). The results are given in Table 3.

5 Discussion

As indicated in table 3 the generator algorithms we have employed can be implemented so that they provide broadly similar performance on a typical GPU. Other things being equal we therefore would be drawn to choose a quality algorithm that has been well tested, and employed and reported in the research literature. The Lagged-Fibonacci algorithm is our favourite for this purpose, but it can be configured with various different lag-table sizes to improve the deviate quality.

The lag-table size that we have employed for algorithms like the Lagged-Fibonacci generator has a relatively marginal effect in slowing down the GPUs. A larger table obviously requires greater processing, but the memory utilisation itself is more likely of greater

<table>
<thead>
<tr>
<th>Device</th>
<th>GPUs</th>
<th>Lag-table size</th>
</tr>
</thead>
<tbody>
<tr>
<td>GTX260</td>
<td>1</td>
<td>97</td>
</tr>
<tr>
<td>GTX260</td>
<td>2</td>
<td>1021</td>
</tr>
<tr>
<td>GTX260</td>
<td>3</td>
<td>4093</td>
</tr>
<tr>
<td>GTX295</td>
<td>1</td>
<td>97</td>
</tr>
<tr>
<td>GTX295</td>
<td>2</td>
<td>1021</td>
</tr>
<tr>
<td>GTX480</td>
<td>1</td>
<td>4093</td>
</tr>
<tr>
<td>GTX480</td>
<td>2</td>
<td>896</td>
</tr>
</tbody>
</table>

Table 2: Comparison of the time taken to generate 24,000,000,000 random numbers using implementation CUDA 1 of Marsaglia's lagged-Fibonacci RNG with lag-tables of size 97, 1021 and 4093 on various CUDA devices. The timing results are reported in seconds.
Table 3: The performance results for two test scenarios using different RNG implementations. Lower results are better in the first scenario and higher results are better in the second one. A GTX295 has been used for these measurements.

<table>
<thead>
<tr>
<th>Performance Results</th>
<th>Ran</th>
<th>Ranq2</th>
<th>Ranq1</th>
<th>Ranhash</th>
<th>Ranlim32</th>
<th>Marsaglia</th>
</tr>
</thead>
<tbody>
<tr>
<td>Generate $10^9$ uniform deviates per thread or 30.72 billion in total (seconds)</td>
<td>9.95</td>
<td>5.74</td>
<td>5.94</td>
<td>7.67</td>
<td>6.22</td>
<td>10.70</td>
</tr>
<tr>
<td>Ising simulation ($10^9$ hits per second)</td>
<td>2.15</td>
<td>3.16</td>
<td>3.12</td>
<td>N/A</td>
<td>3.23</td>
<td>2.26</td>
</tr>
</tbody>
</table>

Algorithm 9 This pseudo-code describes how the performance of the different RNG algorithms was measured. A RNG running on the host is initialised with a single seed and then used to generate the seeds for the CUDA RNGs, which are stored in s, before the CUDA kernel is called. rng_params is a place-holder for all algorithm specific parameters. Every thread sums the random numbers that it generates and finally stores the value to global memory to avoid code from being removed during the compiler’s optimisation phase.

```c
unsigned int tid = thread ID queried from CUDA runtime;
if (tid < THREAD_COUNT) {
    //init. the RNG stream with its individual seed
    initialise(tid, s[tid], rng_params);
    params = load_rng_params_from_global_memory
    x = 0
    for (i in {1, 2, 3,..., 1000000})
        x = x + generate_uniform(rng_params)
    end for
    rng_params = save_params_to_global_memory
    results[tid] = x //store x to global memory
}
```

impact on simulations where GPU device memory is at a premium. This is particularly critical on the “gamer standard” GPUs we have employed in this work since current generation models typically have only around 1GByte of such device memory compared with “blade level” GPU products that have several times this amount.

The monotonic performance improvements we obtain on GPUs of increasing numbers of cores suggests an optimistic future for data parallelism on this architecture. AT the time of writing GPUs of approximately $2^8$ cores are available and we believe the technology will readily support $2^9$-$2^{12}$ cores in the foreseeable future. We believe clusters using GPUs are already feasible, and it may even be beneficial to incorporate more than one GPU device per cluster node. This is certainly of use for applications where the work can be divided up into independent tasks. For other areas however, it may be more useful to allocate a specific accelerator device solely to producing random numbers. The CellBE architecture (if not this particular chip itself) shows some promise for that paradigm.

A particular application of interest for us is the Ising model(Onsager 1944) as described in (Hawick et al. 2009). It is notoriously difficult and computationally expensive to obtain high accuracy on critical parameters such as the critical temperature in the case of the three dimensional Ising system (Baillie et al. 1992). We are investigating how the critical temperature shifts when the underpinning lattice structure is changed according to a Watts-Strogatz re-wiring probability p (Hawick & James 2006). It is proving necessary to investigate p on logarithmic scales making the computational requirements even more severe. Using a portable generator such as the Lagged-Fibonacci algorithm that works well on all platforms is very important to the computational feasibility of such numerical simulation problems. The Ising model is so important, that we have in fact used “Ising model Monte-Carlo Hits per second” as a performance metric of the random number generator algorithms – as presented in Table 3.

We have not reported on FPGA (Danese et al. 2007) performance data or low-power commodity mobile devices such as ARM processors (Sloss 2010). It is possible to devote programmable array die-space to 64-bit operations and some ARMs can indeed perform 64-bit floating point. At least at the time of writing and perhaps for some few years to come, the present transient generation of devices will not necessarily be able to perform 64-bit operations at a commodity price regime and therefore the issues we have discussed about portability on 32-bit devices will remain valid.

6 Conclusions and Future Work

We have explored the portability and performance of various random number generators on different accelerator devices using variety of parallel programming frameworks. The data-parallelism of the GPU architecture is particularly attractive for the Monte Carlo work we have focused on. While random number generation is surely still an area where the “horses for courses” argument applies, depending upon application context, we do believe the Marsaglia lagged-Fibonacci generator with suitable lag-table size is still a worthy portable candidate suited for use in quality Monte Carlo studies.

For future work we believe hybrid processor architectures such as the CellBE are interesting and will offer good specialist pipelining capabilities – such as generating random numbers. However at the time of writing we believe the software toolset available to help program such devices places quite high burdens on the applications programmer. While CUDA is not totally trivial it is certainly more application friendly, and we do expect its programming models to propagate further into systems like OpenCL. The number of cores available on GPUs continues to increase. There is scope for further work in tuning the thread block sizes to suit particular GPU devices with higher numbers of cores.

We have shown that some work is necessary to implement the various algorithms on different platforms but that CUDA’s similarities to C/C++ syntax does make this feasible. OpenCL holds some promise for portability although we have not reported on detailed performance data since at present the OpenCL platforms available to us are far out-stripped by CUDA.

We do expect this situation will change as more vendors take OpenCL up. However, since RNGs tend to make use of low-level computational facilities such as bit operations, and would usually be written to take advantage of any vector or pipeline facilities available,
it is not clear whether OpenCL level portability will be enough.

In summary, we believe that at the time of writing, the Marsaglia Lagged-Fibonacci algorithm operating using single precision floating point is both portable across the devices we discuss and is readily implementable using the software technologies available - with suitable care and attention. The performance attainable multi-GPU data-parallel threads within the context of multiple conventional threads or processes of a multi-GPU cluster is particularly encouraging. This is our platform of choice for our current Monte-Carlo work, with the caveat of requiring suitable care and caution about seed initialisation and effective periodicity issues.

References


Giles, M. (2009), Notes on CUDA implementation of random number generators. Oxford University.


